Regviz

Silicon Labs /BGM220SC22HNA /SYNTH_S /DSMCTRLTX

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as DSMCTRLTX

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Silicon Labs/EFR32BG22C224F512GM32/SYNTH_NS/DSMCTRLTX#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (DITHERDSMINPUTTX)DITHERDSMINPUTTX 0DITHERDSMOUTPUTTX 0DITHERDACTX 0 (FEEDFORWARD)DSMMODETX 0 (LSBFORCETX)LSBFORCETX 0 (DISABLED)DEMMODETX 0 (SECOND)MASHORDERTX 0 (FIRST)REQORDERTX

REQORDERTX=FIRST, DSMMODETX=FEEDFORWARD, MASHORDERTX=SECOND, DEMMODETX=DISABLED

Description

No Description

Fields

DITHERDSMINPUTTX

Dithering of DSM input for TX mode
DITHERDSMOUTPUTTX

Dithering of DSM output for TX mode
DITHERDACTX

Dithering of charge pump DAC for TX mode
DSMMODETX

Delta-sigma topology for TX mode

0 (FEEDFORWARD): Feed forward architecture

1 (MASH): MASH architecture. Note that the delta-sigma output dithering (DITHERDSMOUTPUT) is not available in this mode.
LSBFORCETX

Delta-sigma input force LSB for TX mode
DEMMODETX

DEM Mode for TX mode

0 (DISABLED): DEM is disabled

1 (ENABLED): DEM is enabled
MASHORDERTX

MASH order for TX mode

0 (SECOND): 2nd Order Mash

1 (THIRD): 3rd Order Mash
REQORDERTX

ReQuant order for TX mode

0 (FIRST): 1st Order DAC

1 (SECOND): 2rd Order DAC

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data